VLSI Design Flow fortools

Disclaimer

These pages mainly contain information that is related to products produced by Cadence Design Systems, Inc.
This is NOT a "Cadence Home page".
Information is provided "as is" without warranty or guarantee of any kind. No statement is made and no attempt has been made to examine the information, either with respect to operability, origin, authorship, or otherwise. Please use this information at your own risk - and any attempt to use this information is at your own risk- We recommend using it on a copy of your data to be sure you understand what it does and under your conditions. Keep your master intact until you are personally satisfied with the use of this information within your environment.

Note: this Design flow uses Synergy, which is no longer supported by Cadence in the new release. We will change it accordingly to the new Cadence synthesis tools in the coming Semester Spring'99.