Circuit Layout
Using the values taken from the simulation the layout looks like this:
This straight design contains two parallel PMOS transistors sharing the output terminal and two series NMOS transistors having the two gates across the same p-area. When simulating this circuit you get transistion times like this:
The worst case high to low transition takes 266ps and the worst case low to high transistion takes 256ps. This is better than needed.