This is a presentation of the results of the VLSI lab exercise of course 658 by Prof. Burleson.
Lab 1 consists of the design and simulation of a NAND gate.
Lab 2 describes the design and the simulation of an 1bit adder and accumulator
Lab 3 uses the 1bit adder to build a 4bit adder.